Junior Layout Engineer

I'm a Junior Layout Engineer specializing in Standard Cell in IC design. I focus on creating the physical layout of logic cells that power modern digital chips—making sure they’re compact, power-efficient, and ready for fabrication.